

Serial No.:	09/ 870,531	Art Unit:	2827
-------------	-------------	-----------	------

- A2
- 6 16. (Amended) The method of claim 14 including the steps as follows:
- 7 forming the metal vias by forming a blanket through via/cap pad layer of a
- 8 first metal layer over dielectric layer including the via holes,
- 9 then planarizing to remove the via/cap pad layer above the surface of the
- 10 dielectric layer, thereby forming the metal vias in the via holes,
- 11 then forming the interconnection structure over the first surface including
- 12 the metal vias and the first metal layer,
- 13 then forming the temporary bond to a rigid wafer holder on the reverse
- 14 surface, and
- 15 then thinning the wafer to the desired thickness of the UTSW.

REMARKS

The claims have been amended in view of the Office action and in view of the remarks which follow, they are believed to be in condition for allowance.

Restrictions

In the Office Action, restriction was required under 35 U.S.C. 121 to one of the inventions. The Office Action stated as follows:

"I. Claims 1-16 drawn to process, classified in class 438, subclass 106."

"II. Claims 17-24, drawn to device, classified in class 257, subclass 678."

"The inventions are distinct, each from the other because of the following reasons:

"Inventions I and II are related as process of making and product made. The inventions are distinct if either or both of the following can be shown: (1) that the process as claimed can be used to make other and materially different product or (2) that the product as claimed can be made by another and materially different process (MPEP § 806.05(f)). In the instant case the product as claimed can be made by another and materially different process. For example, without a temporary bonding step."

"Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper."

Serial No.:	09/ 870,531	Art Unit:	2827
--------------------	--------------------	------------------	-------------

The requirement for restriction is traversed.

It is respectfully submitted that it is believed that because the above argument, is very general, it may have been based upon speculation that cannot be supported by a detailed analysis. In the absence of a detailed explanation and analysis, it is not seen how the product could be made without the temporary bonding step since that is an integral feature of the instant invention. Thus, it is believed that the requirement for restriction should be withdrawn and that the device claims should be examined along with the method claims. Most of the features in the process and device claims are very similar and the subject matter of the claims is integrally intertwined. Thus, it is believed that, in order to be complete, a search would need to be made in both classes and subclasses. For that reason, it is respectfully submitted that it is believed no substantial additional burden of searching to be required. Accordingly, it is respectfully requested that the Requirement for Restriction be withdrawn.

The Office Action stated further as follows:


"Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143)."

As stated above, the method claims 1-16 are provisionally elected for examination with traverse.

Attached hereto is a version of amendments to the specification and/or claims with markings to show changes made.

In view of the amendments and the above remarks favorable action including allowance of the claims and the application as a whole are respectfully solicited.

Respectfully submitted,


Graham S. Jones, II, Attorney
Reg. No. 20,429

Telephone (845) 473-9118

FAX COPY RECEIVED

OCT 25 2002

TECHNOLOGY CENTER 2800

FAX (845) 485-9399

Serial No.:	09/ 870,531	Art Unit:	2827
-------------	-------------	-----------	------

VERSION WITH MARKINGS TO SHOW CHANGES MADE

IN THE CLAIMS

Please amend the claims as follows:

1 **1. (Amended) A method [~~for fabricating a silicon based package (SBP)~~]**
2 **comprising:**
3 **starting [start] with a wafer composed of silicon and having a first surface**
4 **and a reverse surface which are planar as the base for a silicon based package (SBP)**
5 **[~~the SBP~~],**
6 **forming an interconnection structure including multilayer conductor**
7 **patterns over the first surface,**
8 **forming a temporary bond between the SBP and a wafer holder, with the**
9 **wafer holder being a rigid structure,**
10 **thinning the wafer to a desired thickness to form an ultra thin silicon wafer**
11 **(UTSW) for the SBP,**
12 **forming via holes which extend through the UTSW, and**
13 **forming metallization in the via holes with the metallization extending**
14 **through the UTSW.**

1 **14. (Amended) A method [~~for fabricating a silicon based package (SBP)~~]**
2 **comprising:**
3 **providing a base for a silicon based package (SBP) [~~the SBP~~] comprising a**
4 **wafer composed of silicon and having a first surface and a reverse surface which are**
5 **planar,**
6 **forming via holes which extend partially through the wafer from the first**
7 **surface towards the reverse surface with the each via hole having a base thereof**
8 **which is closest to the reverse surface,**
9 **forming a dielectric layer covering the first surface of the silicon wafer and**
10 **the via holes with distal portions of the dielectric layer being located at the bases of**
11 **the via holes, so that the distal portions are closest to the reverse surface,**

Serial No.:	09/ 870,531	Art Unit:	2827
-------------	-------------	-----------	------

12 forming metal vias in the via holes on the dielectric layer with proximal ends
13 being located at the first surface and distal ends of the metal vias being located on
14 the distal portions of the dielectric layer, thereby being closest to the reverse surface,
15 forming an interconnection structure including multilayer conductor
16 patterns over the metal vias and the dielectric layer,
17 forming a temporary bond between the SBP and a wafer holder, with the
18 wafer holder being a rigid structure leaving the reverse surface of the wafer exposed,
19
20 thinning the wafer to a desired thickness to form an ultra thin silicon wafer
21 (UTSW) for the SBP exposing the distal portions of the dielectric layer covering the
22 distal ends of the metal vias, and
23 removing the distal portions of the dielectric layer exposing the distal ends of
24 the metal vias which extend through the UTSW.

1 15. (Amended) The method of claim 14 including the steps [of] as follows:
2 forming the metal vias by forming a blanket through via/cap pad layer of a
3 first metal layer over dielectric layer including the via holes,
4 followed by planarizing the via/cap pad layer down to the surface of the
5 dielectric layer, thereby forming the metal vias in the via holes.

1 16. (Amended) The method of claim 14 including the steps [of] as follows:
2 forming the metal vias by forming a blanket through via/cap pad layer of a
3 first metal layer over dielectric layer including the via holes,
4 [followed by] then planarizing to remove the via/cap pad layer above the
5 surface of the dielectric layer, thereby forming the metal vias in the via holes,
6 then forming the interconnection structure over the first surface including
7 the metal vias and the first metal layer,
8 then forming the temporary bond to a rigid wafer holder on the reverse
9 surface, and
1 then thinning the wafer to the desired thickness of the UTSW.